Electronics Guide

Subcategories

The Reflection Coefficient

A reflection occurs whenever a propagating wave meets a change in instantaneous impedance. The fraction of the incident voltage wave that reflects is given by the reflection coefficient, conventionally written with the Greek letter gamma:

Γ = (Z_L − Z₀) / (Z_L + Z₀)

Here Z₀ is the characteristic impedance of the line and Z_L is the impedance presented at the discontinuity. The coefficient ranges from −1 to +1. When Z_L equals Z₀, gamma is zero and no energy reflects: the line is matched. An open circuit drives Z_L toward infinity, giving a coefficient of +1 and a reflected wave that doubles the voltage at the open end. A short circuit gives a coefficient of −1 and an inverted reflection that cancels the voltage there. Intermediate mismatches produce partial reflections whose sign indicates whether the discontinuity is more inductive or more capacitive than the line. The reflected wave that returns to the driver then sees the source impedance and reflects again, so a single launched edge can bounce back and forth several times before the line settles.

When Reflections Matter: Critical Length

Reflections always occur at a mismatch, but they only degrade a digital signal when the round-trip travel time is a significant fraction of the signal edge. If an interconnect is electrically short, the reflected energy returns and settles well within the rising edge, and the net effect is a small, fast perturbation that the receiver never sees as a separate event; the line behaves as a lumped load. As the interconnect lengthens, the round trip eventually exceeds the rise time, the reflected edges arrive after the receiver has begun responding, and the trace must be treated as a transmission line with controlled impedance and deliberate termination.

A widely used rule of thumb compares the one-way propagation delay of the trace with the signal rise or fall time, whichever is faster, and calls for transmission-line treatment once the trace exceeds a small fraction of the distance the edge occupies, often cited as one-sixth. The published thresholds vary considerably, from roughly one-half down to one-twentieth of the rise time, because the acceptable amount of reflection-induced distortion depends on the noise budget of the specific design. The rule should therefore be treated as a screening guideline that flags nets for analysis rather than a precise boundary; what ultimately matters is whether the resulting overshoot, ringing, and settling time stay within the receiver's margins. Because edge rates have grown far faster than clock frequencies, many nets that switch at modest data rates still carry edges sharp enough to require this treatment.

How Reflections Degrade Signal Quality

Once reflections become significant, they manifest as several familiar signal-quality defects:

• Overshoot and undershoot. A reflection that adds to the incident wave drives the voltage above the supply rail or below ground. Sustained overshoot stresses receiver input structures and, over time, can degrade device reliability.
• Ringing. Successive reflections bouncing between the ends of a poorly terminated line produce a decaying oscillation around the final level. Ringing that crosses the receiver's switching thresholds can be read as false transitions.
• Settling delay. A signal that rings must wait for the oscillation to decay within the valid logic band before it can be sampled, which eats directly into the timing budget.
• Non-monotonic edges. Reflections arriving partway up an edge can create plateaus or reversals in the transition region. Where a clock or asynchronous input passes through the threshold region more than once, the receiver may double-clock.
• Intersymbol interference. On a fast serial link, residual reflections from one bit that have not fully decayed overlap the following bits, shifting their levels and edges and closing the eye diagram.

Engineers visualize this behavior with time-domain reflectometry, which sends a fast step into the channel and reads the returning reflections to locate and quantify each discontinuity, and with lattice or bounce diagrams that track each reflected wave through successive round trips.

Termination Strategies

Reflections are controlled by matching impedance so that the reflection coefficient approaches zero at the points that matter. Termination schemes fall into two broad families, distinguished by where the matching impedance is placed.

Series (Source) Termination

A resistor placed in series at the driver, sized so that the driver output impedance plus the resistor equals the line impedance, absorbs the reflection when it returns to the source. The far end is left unterminated, so the incident wave arrives at roughly half amplitude and is then restored to full level by the open-end reflection. Series termination dissipates little static power and suits point-to-point links with a single receiver at the far end, but the half-amplitude intermediate state makes it unsuitable for loads tapped along the middle of the line.

Parallel (End) Termination

A resistor equal to the line impedance placed at the far end, returning to a reference, holds the receiver end matched so the incident wave is absorbed on first arrival with no reflection. This delivers a clean full-amplitude edge and supports multiple loads near the end, at the cost of continuous static current. Thevenin termination splits the resistor between the supply and ground to set a defined bias while presenting the matched impedance, and AC (RC) termination places a capacitor in series with the resistor so that the matching impedance acts only at high frequency, eliminating the steady-state dissipation at the expense of added complexity.

The right choice depends on the topology, the number and placement of loads, the available power budget, and whether the driver impedance is well controlled. Many high-speed devices integrate programmable on-die termination so that the matching element sits as close as possible to the silicon, where it suppresses the package and pad reflections that external resistors cannot reach.

Bringing It Together

Sound reflection control begins with a controlled-impedance stackup, continues through a layout that minimizes abrupt discontinuities at vias, connectors, and stubs, and concludes with a termination scheme matched to the topology. Pre-layout simulation predicts the reflections a given channel will produce, and post-fabrication measurement confirms that overshoot, ringing, and settling stay within the receiver's voltage and timing margins. The topics in this category develop each of these ideas in depth, from the analysis of individual discontinuities and the underlying reflection mechanisms to return-path management and the full range of distortion effects that reflections create.